Cellular ASIC Design Engineer – Protocols

We're looking for a Cellular ASIC Design Engineer, where you will architect and implement protocol processing hardware for next-generation wireless SoCs. You will own the full lifecycle from early architectural exploration and HW/SW partitioning, through RTL implementation, to silicon bring-up and lab validation. You will collaborate closely with software, firmware and verification teams to deliver hardware that balances performance, flexibility, and power efficiency. Minimum Qualifications Minimum requirement of a bachelors degree. Hands-on experience in SystemVerilog and Verilog. Experience with synthesis and timing analysis tools. Experience with low-power design techniques. Proficiency with AMBA bus protocols (AXI, AHB) or similar on-chip NoCs. Experience in designing and optimizing scheduling and QoS mechanisms. Preferred Qualifications MS or PhD in Computer Engineering or Electrical Engineering. Understanding of cellular MAC, WiFi MAC or other data-link layer (L2) protocols. Solid grasp of IP and TCP/UDP protocols. Background in network infrastructure architecture (e.g. routers, access points, switches). Experience with packet buffering, queuing, and scheduling. Knowledge of security algorithms (AES or similar). Experienced with scheduling and arbitration designs for memory subsystems. Developed architectural models in C/C++ or SystemC.