Formal Verification Engineer

In this role you will be responsible for developing mathematical proofs using model checking tools, to find RTL(Verilog) bugs or prove their absence . The position is relevant for both Herzliya/ Haifa site Minimum Qualifications Excellent graduates from leading universities Analytical thinking Highly motivated Preferred Qualifications BS.c / MS.c in CS & Mathematics