Formal Verification student

In this role you will be responsible for developing mathematical proofs using model checking tools, to find RTL(Verilog) bugs or prove their absence . The position is relevant for both Herzliya/ Haifa site Minimum Qualifications Excellent graduates from leading universities Highly motivated Preferred Qualifications Analytical thinking